Skip to main content
Search
Get published
Explore Journals
Books
About
My account
Search all SpringerOpen articles
Search
Cybersecurity
About
Articles
Submission Guidelines
Table 2 Rand-store operation’s latency changes in different designs
From:
DTrace: fine-grained and efficient data integrity checking with hardware instruction tracing
Design
Cycles
jmp Instr. + Single Thread
375
ret Instr. + Single Thread
308
ret Instr. + Multiple Threads
178
Back to article page