Skip to main content

Advertisement

Table 2 Rand-store operation’s latency changes in different designs

From: DTrace: fine-grained and efficient data integrity checking with hardware instruction tracing

Design Cycles
jmp Instr. + Single Thread 375
ret Instr. + Single Thread 308
ret Instr. + Multiple Threads 178